Fast Estimation of Timing Yield Bounds for Process Variations
نویسندگان
چکیده
منابع مشابه
Fast Monte Carlo Estimation of Timing Yield: Importance Sampling with Stochastic Logical Effort (ISLE)
In the nano era in integrated circuit fabrication technologies, the performance variability due to statistical process and circuit parameter variations is becoming more and more significant. Considerable effort has been expended in the EDA community during the past several years in trying to cope with the so-called statistical timing problem. Most of this effort has been aimed at generalizing t...
متن کاملPost-silicon Timing Diagnosis under Process Variations
With continuous technology scaling, process variations have become a major factor affecting the performance of VLSI designs. Even a small degree of variation in device parameters may amplify at the system level, resulting in significant deviations in circuit timing. Post-silicon timing diagnosis addresses the issues of estimating the timing of each fabricated chip. It aims to identify individua...
متن کاملAdaptive search area for fast motion estimation
In this paper a new method for determining the search area for motion estimation algorithm based on block matching is suggested. In the proposed method the search area is adaptively found for each block of a frame. This search area is similar to that of the full search (FS) algorithm but smaller for most blocks of a frame. Therefore, the proposed algorithm is analogous to FS in terms of reg...
متن کاملProcess-voltage-temperature (pvt) Variations and Static Timing Analysis
The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high speeds, power dissipation, supply rail drop, growing importance of interconnect, noise, crosstalk, reliability, manufacturability and the clock distribution. The macroscopic issues are time to market, design complexity, high levels of abstractions, reuse, IP...
متن کاملNew Statistical Timing Analysis Method Considering Process Variations and Crosstalk
I. ABSTRACT (SESSION 2) A. Statistical Gate Delay Static Timing Analysis (STA) tools are widely used for efficient timing checks on large chips. In early times, the nonlinear delay model (NLDM) was widely used for STA. As technology downscaled into ultra-deep sub-micron region, noise and coupling considerations require advanced gate mod-eling for STA. Croix and Wong proposed a current source dr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2008
ISSN: 1063-8210
DOI: 10.1109/tvlsi.2007.915398